

**UNITED STATES PATENT APPLICATION FOR:**

**METHOD FOR PRODUCING AN ANTIFUSE STRUCTURE AND ANTIFUSE**

**INVENTORS:**

**JÜRGEN LINDOLF**

**FLORIAN SCHAMBERGER**

**ATTORNEY DOCKET NUMBER: INFN/0040**

**CERTIFICATION OF MAILING UNDER 37 C.F.R. 1.10**

I hereby certify that this New Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on November 26, 2003, in an envelope marked as "Express Mail United States Postal Service", Mailing Label No. EV335472220US addressed to: Commissioner for Patents, Mail Stop PATENT APPLICATION, P.O. Box 1450, Alexandria, VA 22313-1450

William B. Patterson  
Signature

William B. Patterson  
Name

November 26, 2003  
Date of signature

PATENT  
W&B Docket No.: INF 2071-US  
OC Docket No.: INFN/0040  
Express Mail No.: EV335472220US

## METHOD FOR PRODUCING AN ANTIFUSE STRUCTURE AND ANTIFUSE

### CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims foreign priority benefits under 35 U.S.C. §119 to co-pending German patent application 102 55 425.0, filed November 28, 2002. This related patent application is herein incorporated by reference in its entirety.

### BACKGROUND OF THE INVENTION

#### **Field of the Invention**

[0002] The invention relates to a method for producing an antifuse structure in a substrate and an antifuse for integration into a substrate.

#### **Description of the Related Art**

[0003] Antifuse structures are used in integrated circuits to define permanent setting values such as, e.g., for the adjustment of active and passive electronic components, for the replacement of defective memory areas by redundant memory areas, etc. The setting values are defined by so-called “blowing” of the antifuse structures, for which purpose a programming voltage is applied to the antifuse structure, which leads to a breakdown in a dielectric, the breakdown channel in the dielectric permanently acquiring low impedance.

[0004] Antifuse structures have been produced hitherto in which essentially electrodes and dielectric are formed as three layers that are essentially parallel to one another and arranged vertically one above the other. Since the thickness of the dielectric is usually the same in the active region of the antifuse structure, a breakdown takes place purely stochastically at the weakest point of the dielectric.

[0005] The programming voltage with which an antifuse structure can be changed over to a low-impedance state is relatively high compared with the operating voltage provided for the integrated circuit. Therefore, it is necessary to take particular

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

precautions in order, during the programming of the antifuses, to avoid the situation in which, in the event of poor insulation of the interconnects carrying the programming voltage with respect to adjacent structures, the integrated circuit undergoes a breakdown at locations which are not provided therefor. Therefore, it is necessary to keep the programming voltage for an antifuse structure as low as possible in order to avoid a later malfunction in the integrated circuit on account of breakdowns at undesirable locations.

[0006] It is an object of the present invention to provide an antifuse structure and a method for producing an antifuse structure, it being possible to reduce the programming voltage of the antifuse structure, with the result that the antifuse structure can be programmed with lower programming voltages.

[0007] This object is achieved by means of the method for producing an antifuse structure according to claim 1 and the antifuse according to claim 6.

[0008] Further advantageous refinements of the invention are specified in the dependent claims.

**SUMMARY OF THE INVENTION**

[0009] A first aspect of the present invention provides a method for producing an antifuse structure in a substrate, preferably in a semiconductor substrate. A conductive region and a nonconductive region adjoining the latter are formed in the substrate, which regions form a common surface, preferably a common surface with the substrate surface, so that an edge of the conductive region is produced. A dielectric layer is deposited in such a way that it covers the edge at least in part.

[0010] In this way, it is possible to produce an antifuse structure in which the position of the desired breakdown channel is defined in the region of the edge. By virtue of the fact that, upon application of the programming voltage, the largest field strength arises in the region of the edge, it is probable that the breakdown through the

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

dielectric layer takes place near the edge. By means of increasing the field strength in the region of the edge with the programming voltage having been applied, it is furthermore possible to use a lower programming voltage for programming the antifuse structure since the breakdown is dependent on the field strength.

[0011] The conductive region may be designed in such a way that it has a corner in a lateral extent, the dielectric layer being applied such that it extends over the corner. In this way, it is possible to achieve a further increase in the field strength with the programming voltage having been applied. Furthermore, the region of the later breakdown channel is defined in the region of the corner.

[0012] Preferably, the conductive region is designed as a highly doped semiconductor region. The nonconductive region may comprise SiO<sub>2</sub>, SiN or other materials which are nonconductive and have a dielectric with the highest possible dielectric constant.

[0013] A further aspect of the present invention provides an antifuse having a first conductive region, a dielectric layer and a second conductive region. The first conductive region is formed in a manner adjoining a nonconductive region, with the result that an edge running parallel to the surface of the substrate is formed. The first conductive region and the nonconductive region preferably form a common surface above which the dielectric layer is applied, which is arranged at least partly above the edge.

[0014] Such an antifuse has the advantage that the field strength is increased in the region of the edge given a constant programming voltage in comparison with conventional antifuses, with the result that lower programming voltages suffice for bringing about a breakdown and thus causing the antifuse to acquire low impedance. This reduces the risk of the increased programming voltage bringing about breakdowns at other locations within the integrated circuit, which could lead to the integrated circuit being damaged or destroyed.

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

[0015] It may be provided that the form of the first conductive region has a corner in a surface direction, the dielectric layer being arranged above the corner. In the region of the corner, the field strength is increased in such a way that a breakdown can be achieved at a lower programming voltage.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0016] Preferred embodiments of the invention are explained in more detail below with reference to the accompanying drawings.

In the figures:

[0017] Figure 1 shows a cross section through a substrate with an antifuse structure in accordance with a first embodiment of the invention;

[0018] Figure 2 shows a cross section through the substrate with an antifuse structure according to Figure 1 with field lines depicted;

[0019] Figure 3 shows a plan view of an antifuse structure in accordance with the embodiment according to Figure 1; and

[0020] Figure 4 shows a plan view of an antifuse structure in accordance with a second embodiment of the invention.

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

[0021] Figure 1 illustrates a cross section through an antifuse structure in accordance with a first embodiment of the invention. The antifuse structure has a first conductive region 1 embedded in a semiconductor substrate. The first conductive region 1 may comprise a metal material or a doped, preferably highly doped, semiconductor material.

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

[0022] A nonconductive region 2 comprising silicon dioxide  $\text{SiO}_2$  is arranged in a manner adjoining the first conductive region 1. The nonconductive region 2 is likewise embedded in the substrate, with the result that the first conductive region 1 and the nonconductive region 2 preferably have a common substrate surface. An edge 3 is thus formed at the boundary between the first conductive region 1 and the nonconductive region 2. A dielectric layer 4, which preferably comprises the material silicon nitrite  $\text{SiN}$ , is applied over the edge. A second conductive region 5 is applied over the dielectric layer 4.

[0023] An antifuse structure comprising the first conductive region 1, the dielectric layer 4 and the second conductive region 5 is formed in this way.

[0024] In order to program such a structure, by applying a programming voltage between the first and second conductive regions 1, 5, a breakdown channel is produced in the dielectric 4 which permanently remains at low impedance. The breakdown channel preferably forms at the location in the dielectric at which the largest field strength occurs.

[0025] Figure 2 illustrates that the largest field strength occurs in the dielectric in the region of the edge 3. The field lines which proceed from that part of the edge which extends into the depth increase the field strength of the field in the region of the edge.

[0026] The antifuse structure in accordance with Figure 1 is produced with the aid of lithographic methods. For this purpose, in a substrate wafer, preferably in a semiconductor substrate, the first conductive region 1 is produced e.g. by introducing a doping. A nonconductive region 2 is produced in a manner adjoining the first conductive region 1 by oxidizing the semiconductor material in this region. The oxide grows both into the depth of the semiconductor substrate and up above, so that firstly an uneven surface of the substrate wafer is produced. The surface of the substrate wafer is leveled by means of a CMP method (Chemical Mechanical

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

Polishing), thereby producing a sharp boundary between the first conductive region and the adjoining nonconductive region.

[0027] It goes without saying that such a structure can also be produced by a first conductive layer firstly being applied to a substrate wafer, e.g. by means of an epitaxy method, and a silicon dioxide layer or a different nonconductive material subsequently being applied in the region of the nonconductive layer 2. It is subsequently expedient to level the surface of the substrate wafer in order to achieve a sharp edge.

[0028] A dielectric layer 4 is deposited over the edge 3 thus formed and is subsequently patterned in such a way that it lies above the edge and the margins of the dielectric layer 4 are at a sufficient distance from the edge.

[0029] Figure 3 illustrates a plan view of the antifuse in accordance with the first embodiment of the invention. The first conductive region 1 is evident, which terminates through an edge toward the nonconductive region 2. The dielectric layer 4 is applied over the first conductive region and nonconductive region 2 in such a way that it lies above the edge 3. The second conductive region 5 is situated on the dielectric layer.

[0030] Figure 4 illustrates a second embodiment of an antifuse according to the invention. A third conductive region 6, having a corner 7, is provided instead of the first conductive region 1. The nonconductive region 2 adjoins the third conductive region 6, thereby forming two edges which run toward one another and meet at the corner 7. The dielectric layer 4 is placed over the third conductive region 6 and the nonconductive region 2 in such a way that the corner and preferably a part of the adjoining edges are covered by the dielectric layer 4. The second conductive region 5 is arranged on the dielectric layer 4 in such a way that the second conductive region 5 is arranged above the corner. In this way, a high field strength can form in the region of the corner 7 with the programming voltage having been applied, with

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

the result that the breakdown channel is preferably formed in the region of the corner. Moreover, the same procedure as for the production of the first antifuse is applicable for the production of the antifuse in accordance with the second embodiment of the invention.

[0031] It goes without saying that more complex forms of the first conductive layer 1 may also be provided in order to form a plurality of preferred breakdown locations, such as e.g. a crenellated form, a saw blade form or the like.

[0032] It may also be provided that the first conductive region is part of a further component of the integrated circuit, e.g. a source or drain region of a transistor.